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Abstract—State-of-the-art carbon nanotube field-effect transis-
tors (CNFETs) behave as Schottky-barrier-modulated transistors.
It is known that vertical scaling of the gate oxide significantly
improves the performance of these devices. However, decreasing
the oxide thickness also results in pronounced ambipolar tran-
sistor characteristics and increased drain leakage currents. Using
a novel device concept, we have fabricated high-performance
enhancement-mode CNFETs exhibiting n- or p-type unipolar
behavior, tunable by electrostatic and/or chemical doping, with
excellent OFF-state performance and a steep subthreshold swing
( = 63 mV/dec). The device design allows for aggressive oxide
thickness and gate-length scaling while maintaining the desired
device characteristics.
Index Terms—Carbon nanotube, doping, field-effect transistor,
Schottky barrier (SB).
I. INTRODUCTION
S INCE THE discovery of carbon nanotubes in the early1990s [1], [2], the field has witnessed an immense growth.
Due to the small diameter ( 1 nm), nanotubes are ideal
candidates to study one-dimensional (1-D) electrical trans-
port phenomena, even at room temperature. In particular,
single-walled carbon nanotubes, which consist of a single layer
of a graphene sheet wrapped up to form a seamless tube [3],
possess exceptional electrical properties, such as high current
carrying capability [4] and excellent carrier mobility [5]. Both
theory and experiments have demonstrated that these tubes
can be either metallic or semiconducting, depending on the
chirality of their atomic structure with respect to the tube axis.
Using semiconducting nanotubes, carbon nanotube field-effect
transistors (CNFETs) have been first realized and reported in
[6] and [7]. These early CNFETs, however, showed poor device
characteristics. Since then, remarkable progress has been made
to improve the performance of CNFETs by approaches such as:
1) reducing the gate–oxide thickness [8]; 2) adopting high-
dielectrics for the gate oxide [9]–[11]; 3) using an electrolyte
as the gate [12], [13]; and 4) reducing contact resistance by
choosing proper contact metals [14] or post-process treatments
[15]. These techniques have significantly advanced CNFET de-
vices to exhibit characteristics rivaling those of state-of-the-art
Si-based MOSFETs. With the scaling limit of conventional
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Fig. 1. (a) Schematics of a CNFET with a back-gate configuration.
(b) Measured subthreshold characteristics I (V ) of a typical CNFET
(nanotube diameter 1.4 nm) at different drain voltages. The gate oxide
consists of a layer of thermally grown SiO (10-nm thick), and the contacts
are made of Ti. The channel length between the source and drain contacts is
approximately 300 nm.
CMOS in sight [16], carbon nanotubes show great promise
among the materials investigated so far for post-Si technology.
Most CNFETs studied so far have adopted a back-gate
top-contact geometry (see [17] and [18] for a review), as shown
in Fig. 1(a). In this back-gate configuration, the nanotubes
are dispersed or grown on a conducting substrate covered by
an insulating layer. Two metal contacts are deposited on the
nanotube to serve as source and drain electrodes, while the
conducting substrate is the gate electrode in this three-terminal
device. This CNFET structure, albeit simple, has been exten-
sively studied to provide invaluable insights and understanding
of fundamental properties of nanotubes. However, these CN-
FETs are found to possess several unfavorable features that
severely constrain their usefulness in vital applications such as
CMOS-like circuits. In order to address the disadvantages of
a simple back-gated CNFET, in this paper, we present a novel
1536-125X/$20.00 © 2005 IEEE
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Fig. 2. Schematic band diagrams of a CNFET for: (a) V < 0 and
(b) V > 0. Two different drain voltages V and V (V < V < 0)
are represented by solid and dash lines, respectively.
device concept for CNFETs. In particular, our device design
is capable of producing pure n- and/or p-type CNFETs with
improved OFF-state performance and abrupt switching behavior
close to theoretical limits.
First we review important electrical characteristics of the
back-gated CNFET, as shown in Fig. 1(a). The understanding of
operation principles and physics of this device is indispensable
in order to obtain desired functionality and further improve-
ments. Fig. 1(b) shows the subthreshold characteristics, the
drain current measured as a function of gate voltage , of
a back-gated CNFET for different drain voltages . For all
the measurements presented in this paper, the source electrode
is grounded. This CNFET device is fabricated on a heavily
p-doped Si substrate covered by a thin layer (10-nm thick) of
thermally grown SiO with titanium (Ti) contacts. In Fig. 1(b),
two distinct features are observed. First, as the gate voltage
increases from negative values, the current decreases, reaching
a minimum value of , and A
for , and V, respectively, and then rises
again, exhibiting an ambipolar transistor characteristic. Second,
as the drain bias becomes more negative, the minimum current
increases exponentially and the gate voltage corresponding
to this minimum current shifts to more negative values, showing
a strong -dependent .
In order to understand the results of Fig. 1(b), Fig. 2(a) and
(b) depicts schematic band diagrams of a CNFET for negative
and positive , respectively. We note that, different from a
conventional MOSFET, switching of a CNFET is dominated
by the modulation of Schottky barriers (SBs) formed at the
nanotube/metal contacts [10], [15], [19], [20]. As indicated
in Fig. 2(a) and (b), at sufficiently negative and positive gate
voltages, SBs are effectively thinned to enable hole injection
from the source and electron injection
from the drain contact into the nanotube, respectively. Com-
pared to the tunneling phenomena in a three-dimensional (3-D)
bulk device, this tunneling current in CNFETs can be quite
significant because a barrier width ( depletion length ) as
small as a couple of nanometers can be obtained for a ultrathin
body object, such as a nanotube, when thin gate dielectrics are
used [21]. We also notice that, in Fig. 2, there is little band
bending in the nanotube body because the carrier mean-free
path in nanotubes can be as long as 500 nm, even at room
temperature [22], [23], so that carrier transport is nearly bal-
listic for the nanotube channel length ( 300 nm) considered
here. In Fig. 1(b), the left- and right-hand-side current branches
with respect to the minimum current are, therefore, contri-
butions by hole and electron currents, and are referred to in the
following as p- and n-branches, respectively. At the minimum
current , the hole current is equal to the electron current.
Since the electron current is due to the tunneling at the drain
contact, the n-branch exhibits a much stronger dependence
than the p-branch (see Fig. 2 for two different ’s), resulting
in a shift of the n-branch as a function of and a strongly
-dependent , as shown in Fig. 1(b). All these electrical
characteristics of CNFETs have been studied previously, and
detailed discussions can be found in [20], [24], and [25].
Both simulations and experimental results have shown that
the switching performance of CNFETs, measured by the inverse
subthreshold slope , and the ON-state
current can be improved by decreasing the gate–oxide thickness
[8]–[11], [26]. However, the enhanced gate control in a CNFET
always also results in a higher with a more pronounced
dependence, as explained earlier [24]. In addition, from the ap-
plication’s point-of-view, both n- and p-type transistors with
unipolar characteristics are required for CMOS-like logic cir-
cuits, while thin-oxide CNFETs are usually ambipolar, as shown
in Fig. 1(b). In order to advance nanotubes for future transistor
technology, these disadvantages associated with vertical scaling
have to be overcome. We have recently demonstrated the con-
version of an ambipolar CNFET to a unipolar transistor using
a partially gated structure where a trench is created near one of
the contacts to eliminate drain leakage [27]. However, it was
also found that this partially gated structure results in a reduced
ON current and is not suitable for scaling to small lateral lengths
due to fringing field impacts.
In this paper, we present a novel device concept for CN-
FETs using dual gates to eliminate ambipolar characteristics and
create pure n- and/or p-type devices with excellent OFF-state per-
formance and a steep subthreshold swing. This is achieved by a
combination of electrostatic and/or chemical doping along the
tube channel. By introducing a distinct p/i/p or n/i/n band struc-
ture along the nanotube (where n, p, and i represent an n-doped,
a p-doped, and an undoped (intrinsic) nanotube segment, re-
spectively), we have successfully modified the switching mech-
anism of our CNFET [28]. Instead of contact switching by mod-
ulating SBs, our device operates by varying the band potential in
the middle portion of the nanotube body, called bulk switching,
and achieves an inverse subthreshold slope mV/dec, the
smallest value reported for CNFETs to date. Furthermore, this
unique device structure affords aggressive gate-length scaling
without deteriorated device performance.
II. NOVEL DUAL-GATE CNFET DESIGN
Fig. 3 shows the scanning electron microscopy (SEM) image,
as well as the device cross section of a CNFET with the proposed
dual-gate structure [28]. Different from the back-gated CNFET
shown in Fig. 1(a), the dual-gate CNFET possesses an additional
Al gate electrode placed underneath the nanotube between the
source and drain contacts. To fabricate the dual-gate CNFET, the
Al gate (20-nm thick and 200-nm wide) is first deposited on a
p-doped Si substrate covered with 10-nm-thick SiO , followed
by the oxidation of Al metal in moisturized oxygen at 160 C
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Fig. 3. Composite of the device layout of a dual-gate CNFET, showing the
SEM image of a CNFET with an Al middle gate underneath the nanotube [28].
The area between the Al gate and the source/drain is denoted as region A, and
the Al gate is denoted as region B.
for 1.5 h to form a thin layer of Al O . Both C–V and
ellipsometry measurements of the Al O layer indicate an oxide
thickness of approximately 4 nm, in agreement with the result re-
ported in [9]. Nanotubes produced by laser ablation [29] with an
averagediameterof 1.4nmarethenspunontothesubstratefrom
solution. Finally, source/drain contacts made of Ti are deposited
on thenanotube,eachwithaspacingof 200nm relative to theAl
gate. For the following discussions, the Al gate region is denoted
as region B, and the area between the Al gate and the source/drain
contacts are denoted as regions A (see Fig. 3).
In our design, the Al gate is the primary gate that governs the
electrostatics and the switching of the nanotube bulk channel in
region B, while the SBs at the nanotube/metal contacts are con-
trolled by the Si back gate (substrate), which also prevents the
electrostatics in region A from being influenced by the Al gate.
It was previously observed that carrier injection at the contacts
may still be modulated by a middle gate due to fringing field
impacts [11], [27]. To verify that the SBs at the contacts are not
affected by the Al gate voltages in our design, Fig. 4 shows the
measured current as a function of Al gate voltage when
the Si back gate is kept floating. We find that our device
is always OFF with a low current in the noise level , in-
dependent of , indicating an insignificant impact of the
Al gate fields at the contact regions. The result in Fig. 4 implies
that our CNFET can operate as a bulk-switched transistor rather
than an SB CNFET since the switching using the Al gate does
not impact the contact SBs.
CNFETs with potential profiles similar to our device have
been previously fabricated by using one or more middle gates on
top of the nanotube [11], [22], [32]. In those CNFETs, the nan-
otube is sandwiched between the top gate(s) and the back gate,
and the back-gate field still contributes to the electrostatics in-
side the nanotube, resulting in a lower efficiency of the top gate
when the back gate is kept at any constant voltage.1 In contrast,
the nanotube potential of region B in our design is exclusively
1For example, the device studied in [32] has used 8-nm-thick HfO ( ' 20)
and 10-nm-thick SiO ( ' 4) layers as the gate insulator for top and back
gates, respectively. In this geometry, the top gate efficiency is expected to be
approximately 86%
Fig. 4. Measured drain current as a function of Al gate voltage V with
the Si back-gate floating.
determined by the Al gate because the Al metal layer screens
the field from the Si gate, giving rise to an ideal switching be-
havior. Another important advantage of our design is the pos-
sibility of introducing a well-defined chemical doping profile
along the nanotube to further tailor transistor characteristics (see
Section II-B), while no chemical doping profile can be easily in-
troduced in a completely top-gated CNFET.
A. Electrostatic Doping Effect
Here, we present electrical characteristics of our dual-gate
CNFETs at various gate voltage ( and ) configura-
tions. In particular, we utilize electrostatic doping effects in CN-
FETs to eliminate ambipolar characteristics in an SB CNFET
and to obtain a bulk-switched transistor possessing a tunable
polarity (n or p), steep subthreshold swing, excellent OFF-state
performance, and suppressed dependence.2 This is achieved
by a distinct n/i/n or p/i/p band profile in our dual-gate CNFET.
Fig. 5(a) shows the subthreshold swing of a dual-gate
CNFET at V when the two gate voltages are
equal . In this gate voltage configuration,
the device is essentially equivalent to a standard back-gated
CNFET, as shown in Fig. 1(a), and the switching behavior
is mainly determined by the SBs at the contacts, resulting in
the expected ambipolar behavior. In Fig. 5(a), the OFF current
is below our instrument sensitivity level (10 A).3 The
dual-gate CNFET possesses drastically different subthreshold
characteristics ( measured as a function of ) when the
Si gate voltage is kept constant. As shown in Fig. 5(b),
the same dual-gate CNFET exhibits clear p- and n-type unipolar
properties for V and V , respec-
tively. In Fig. 5(b), positive ( 0.6 V) and negative ( 0.6 V)
drain voltages are used for n- and p-type branches, respectively,
in order to illustrate regular n- and p-FET device operations.
2Electrostatic doping effects in carbon nanotubes have also been recently ex-
ploited to produce p-n junction diodes exhibiting current rectifying characteris-
tics [33].
3We have observed that some CNFET’s possess an OFF current I much
smaller than others with a similar tube diameter, which cannot be explained
in the context of the SB model. This behavior, however, can be understood by
explicitly considering that nanotube segments are, in fact, located underneath
the metal contacts and that it is these tube segments that are responsible for
current injection into the gated part of the CNFET [34].
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Fig. 5. (a) Subthreshold characteristics of a dual-gate CNFET at
V =  0:6 V when the two gate voltages are set equal (V =
V ), resembling a standard back-gated CNFET, as shown in Fig. 1(a).
(b) Subthreshold characteristics (I versus V ) of the same dual-gate
CNFET measured at constant Si gate voltages V =  2 V ( ) and
+1:6 V (), exhibiting clear p- and n-type unipolar behaviors, respectively.
Positive and negative drain voltages are used for n- and p-type branches,
respectively, in order to illustrate the operation as regular n- and p-FET devices.
This p-FET and n-FET behavior
of the dual-gate CNFET can be understood by the schematic
band diagrams shown in Fig. 6(a) and (b), respectively. For a
sufficiently negative (or positive) Si gate voltage, the SBs are
thinned enough to allow for hole (or electron) tunneling from
the metal contacts into the nanotube channel, and regions A be-
come electrostatically doped as p-type (or n-type), resulting in
a p/i/p (or n/i/n) band profile that allows only hole (or electron)
transport in the nanotube channel. The dual-gate CNFET is
switched ON and OFF by varying the Al gate voltage that alters
the barrier height for carrier transport across region B. In this
configuration, regions A serve as extended source and drain,
and our device operates in a fashion similar to a conventional
MOSFET through bulk-switching in region B. We note that for
Si MOSFETs, transistors with electrically induced source/drain
regions have been fabricated by using additional side gates [30],
Fig. 6. Schematic band diagrams of a dual-gate CNFET for: (a) V < 0
and (b) V > 0. In both (a) and (b), the solid and dashed lines represent
situations for V > 0 and V < 0, respectively.
and our dual-gate structure is reminiscent of the straddle-gate
Si MOSFETs demonstrated by Tiwari et al. [31].
The results in Fig. 5(b) are in drastic contrast to the ambipolar
behavior of the same device shown in Fig. 5(a), proving the
successful elimination of ambipolar characteristics and the
first experimental demonstration of controlling the CNFET
polarity by means of electrostatic effects. It is interesting to
note the n-FET branch in Fig. 5(b) exhibits a nonmonotonic
behavior with the current rising for V, as
indicated by the circle in Fig. 5(b). This feature is due
to band-to-band tunneling that occurs when the two gate
voltages are different enough such that the valence band
in region B is higher than the conduction band in regions
A (or vice versa). Further discussion of this band-to-band
tunneling phenomenon is reported elsewhere [35].
In our dual-gate CNFETs, the Si back gate plays an important
role in determining the type of majority carrier and the device
ON current. In order to study the impact of the Si gate voltage
on the device performance, Fig. 7(a) shows the subthreshold
characteristics of a dual-gate CNFET for different Si back-gate
voltages with particular emphasis on the p-FET branches
. We first note that for V, the
ON current is relatively low because the current is limited by
the carrier injection at the SBs rather than the barrier in region
B. For V, in particular, is independent of
and the device is essentially OFF for the entire
range, indicating the SB at the contact prohibits carrier emission
for this Si gate voltage. As becomes more negative,
the SB becomes thinner to facilitate hole injection, giving
rise to a higher ON current. At sufficiently negative
( V), the device operates as an enhancement-mode p-FET
with a negative threshold voltage and an inverse subthreshold
slope mV/dec. We note that this value is the
smallest slope reported for CNFETs to date, and is close to
the theoretical minimum value of mV/dec
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Fig. 7. (a) Measured subthreshold characteristics of a dual-gate CNFET for
different Si back-gate voltages V . (b) Measure I versus V when
V = V .
attainable for conventional MOSFETs at room temperature
(where and are theBoltzmannconstant, temperature,and
electron charge, respectively). In comparison, the same device
possesses 100 mV/dec when operated as an SB CNFET
with [see Fig. 7(b)]. The results indicate that,
in addition to the elimination of ambipolar characteristics, a
steeper subthreshold swing can also be obtained in our devices
due to bulk switching enabled by the distinct dual-gate design.
The nearly ideal value (63 mV/dec) measured for our dual-gate
CNFET suggests a gate efficiency close to 1, which is made
possible by the dual back-gate design that allows exclusive
Al gate control in region B. We further note that, in addition
to the factors that affect the inverse subthreshold slope
for conventional MOSFETs, the value of our dual-gate
CNFETs also depends on tunneling properties at the SBs,
as explained in the following.
In the vicinity of the SBs in region A, the carrier energy dis-
tribution is proportional to the product of ,
where is the tunneling probability through the SB and
is the Fermi–Dirac distribution in the metal at tem-
perature . As carriers travel away from the contact, inelastic
Fig. 8. Measured subthreshold characteristics of a dual-gate CNFET (same
device as the one in Fig. 7) for different V when the Si back-gate V =
 4 V [28].
scattering processes such as electron–phonon interaction will
thermalize the carrier distribution back to the equilibrium
distribution characterized by the ambient temperature , which
is the important parameter in deriving the theoretical value
of . However, at low fields, the carrier
mean-free-path in CNFETs can be as long as half a micrometer
and the transport is essentially ballistic over the entire region
A ( 200 nm). Without an effective mechanism4 to relax the
nonequilibrium carrier energy distribution, the carriers arriving
at the barrier in region B possess the same distribution as ,
which can, in principle, deviate significantly from a well-tem-
pered Fermi–Dirac distribution if the tunneling probability
is highly energy-dependent. Since tunneling through
an SB always favors higher energy carriers, the effective tem-
perature of the carrier distribution is higher than
the lattice temperature [37], causing a larger value than
. Therefore, from the aspect of device perfor-
mance, an SB with constant is important not only
for a high ON current, but also essential to obtain an inverse
subthreshold slope close to 60 mV/dec at room temperature.
We have also studied the dependence of our device per-
formance, as shown in Fig. 8, for the measured subthreshold
characteristics of a dual-gate CNFET at different drain voltages.
In Fig. 8, the Si back-gate is always kept at 4 V, and the
device exhibits p-FET characteristics. Compared to the results
in Fig. 1(b), the subthreshold swing of the dual-gate CNFET
exhibits a much weaker dependence on the drain voltage .
The dual-gate CNFET possesses a very low fA, and
is almost independent of . This dramatic improvement of
OFF-state performance for dual-gate CNFETs is not unexpected
because the minority carrier injection from the drain electrode
is effectively eliminated by the distinct p/i/p (or n/i/n) band pro-
file in our design (see Fig. 6).
By using a novel dual-gate structure, we have successfully
modified the switching mechanism of a CNFET from SB mod-
ulation to bulk-channel switching, resulting in a unipolar tran-
4We note that, for carriers acquiring energies above optical phonon energies
(180 meV), inelastic scattering can result in a carrier mean-free-path
' 20–30 nm [36].
486 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 4, NO. 5, SEPTEMBER 2005
Fig. 9. (top) SEM image and (bottom) schematic cross-sectional diagram of a
dual-gate CNFET with a layer of HSQ resist patterned on top of the nanotube
and Al gate. The HSQ layer (100-nm thick), denoted as region B , is used here
in order to obtain a chemical doping profile along the nanotube with respect to
regions A and B .
sistor with tunable polarity, excellent subthreshold slopes, and
a drastically improved OFF state.
B. Tuning Via Chemical Doping
In Section II-A, we have demonstrated CNFETs with im-
proved performance due to a distinct p/i/p (or n/i/n) potential
profile along the nanotube by means of electrostatic doping in
selected areas (i.e., regions A). By varying the Si back-gate
voltage, the polarity of the dual-gate CNFET can be readily
tuned. The role of the Si back gate, in principle, can be replaced
by introducing proper chemical dopants into region A in order
to achieve the same band bending profile. The use of chemical
dopants in region A is attractive because the device can be op-
erated with the back gate grounded or ultimately
without the presence of any back gate, which is essential for
high-frequency applications to minimize parasitic capacitances.
Controlled n-type chemical doping of nanotubes has been ac-
complished previously by using alkali metals or air-stable poly-
mers to create n-type transistors [38]–[43] and p/n/p devices
[44]. However, in those devices, gating always occurs over the
entire nanotube. Based on the dual-gate CNFET design, we next
discuss our results on chemical doping in conjunction with elec-
trostatic doping. In particular, n-type chemical dopants are used
here to obtain an n/i/n doping profile along the nanotube.
In order to obtain a chemical doping profile along the tube, a
resist layer consisting of hydrogen silsesquioxane (HSQ) is pat-
terned on top of the Al gate area of a dual-gate CNFET. HSQ
is a negative resist for e-beam lithography, and is compatible
with our chemical doping processes for nanotubes. Fig. 9 shows
the SEM image and the schematic cross section of a dual-gate
CNFET patterned with a layer of HSQ resist. The HSQ layer
protects the nanotube segment (region B in Fig. 9) from being
Fig. 10. Measured subthreshold swing (I versus V ) of the CNFET
(Ti/Pd contact) device, as shown in Fig. 9, for different Si back-gate voltages:
(a) before and (b) after PEI doping.
influenced by chemical dopants so that a p/i/p (or n/i/n) chem-
ical doping profile can be obtained with respect to regions A
and B . In our design, the Al gate and HSQ layer permit in-
dependent electrostatic and chemical doping profiles along the
tube channel.
After the HSQ patterning, Fig. 10(a) shows measured
versus of a dual-gate CNFET (Ti/Pd contact) at different
prior to any chemical doping treatment.5 We note that
this device operates as a p-FET even for , suggesting
that this CNFET was unintentionally p-doped during the fab-
rication process [11]. However, Fig. 10(a) also points out an
important fact, which is that the nanotube segment in region
B is not subject to this unintentional p-doping because the
CNFET is still in the OFF state at V. Therefore, this
CNFET possesses a p/i/p doping profile due to the unintentional
p-doping effect after the HSQ patterning. The device is then
dipped in an ethanol solution containing 25 wt% of PEI for 4 h,
followed by an ethanol rinse. Here, we use polyethylene imine
(PEI), an n-type dopant for nanotubes [39], to demonstrate
chemical doping effects in our devices. Fig. 10(b) shows the
measured subthreshold characteristics of the same CNFET
5We note that not all dual-gate CNFETs possess an inverse subthreshold slope
as steep as the one shown in Fig. 7, such as the device shown here. This could
be due to the parasitic capacitance resulting from the unpassivated SiO and/or
Al O surfaces.
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Fig. 11. Schematic band diagram of a dual-gate CNFET doped by n-type
dopants in regions A and part of region B. The shaded area represents the
undoped nanotube segment covered by the HSQ resist (region B in Fig. 9).
Solid and dashed lines represent the band bending for V > 0 and
V < 0, respectively.
after PEI doping, exhibiting a drastically different behavior
from that of the original device shown in Fig. 10(a). The
clear n-FET characteristics for V shown in
Fig. 10(b) indicate successful p-FET to n-FET conversion by
doping region A with PEI. One important feature observed in
Fig. 10(a) and (b) is that both p-FET and n-FET devices before
and after PEI doping operate as enhancement-mode transistors
with threshold voltages of approximately 0.7 and 0.4 V,
respectively. This is due to the p/i/p and n/i/n chemical doping
profile enabled by the HSQ resist layer. Without our distinct
doping profile, the threshold voltage would shift with increasing
doping level, resulting in a depletion-mode transistor at high
doping levels [42].
The operation of the dual-gate CNFET with a chemical
doping profile can be understood by the band structures de-
picted in Fig. 11. We note that since the area covered by HSQ
resist (region B ) is narrower than the Al gate (region B), there
exists an additional band bending within region B where both
the Al gate and chemical dopants are effective. This additional
step in the potential profile has little effect on the transistor per-
formance because the switching behavior is mainly determined
by the total barrier height rather than the detail structure of the
barrier. Band-to-band tunneling currents, on the other hand,
may be substantially suppressed because of this step-like band
structure in region B.
III. SIMULATION AND DISCUSSION
We now present simulation results for our dual-gate CNFETs.
In the simulation, we consider a CNFET consisting of a nan-
otube connected to two semi-infinite source/drain metallic con-
tacts forming SBs. The dual-gate structure is explicitly taken
into account by three gate segments between the contacts, and
is characterized by lengths and for regions A and B,
respectively. The charge in and the current through the CNFET
is calculated self-consistently using the nonequilibrium Green’s
function formalism together with a modified 1-D Possion equa-
tion. A quadratic dispersion relation is assumed in the conduc-
tion and valence band. Further details regarding the simulation
can be found elsewhere [45].
Fig. 12 shows both measured and simulated subthreshold
characteristics of a dual-gate CNFET (without chemical
Fig. 12. Subthreshold characteristics of a dual-gate CNFET (the same device
in Fig. 7) at different V . Simulated results are shown as solid curves for
four Si back-gate voltages (from bottom to top): 0.15, 0.5, and 1.0 V. The
simulated curves are translated by  0.66 V along the x-axis to compare with
experimental data.
doping) at different Si back-gate voltages.6 In the simulation,
we assumed a nanotube energy gap of 1.0 eV7 and an SB
height eV for holes. In Fig. 12, the simulated current
as a function of Al gate voltages exhibits excellent
agreement with measured data over a wide range of for
various Si back-gate voltages. In particular, both experiment
and simulation yield an inverse subthreshold slope close to
60 mV/dec for sufficiently negative values, confirming
the bulk-switching phenomena in our devices. It is noteworthy
that as varies, the simulated curves also
show good quantitative agreements with experimental data in
terms of . The ON current decreases with increasing
because the SBs at the contact limit the maximum
current through the device. The height of the SB is determined
by the nanotube bandgap and the work function of the contact
metal. It is expected that by using nanotubes of larger diameters
and choosing proper metals for contact electrodes (e.g., Pd),
the SBs can be effectively lowered to achieve an ON current as
high as 25 A [23]. The agreement between experiment and
simulation results is encouraging because it not only marks the
quality of the model used here, but also provides compelling
evidence for the operation concept of dual-gate CNFETs.
Since region A of our dual-gate CNFET resembles the ex-
tended source and drain in a conventional MOSFET structure, the
switching speed of the dual-gate CNFET is mainly determined
by the active gate in region B. For high-frequency applications,
this active gate length of region B determines the transit time
for an electron/hole traveling from source to drain. Therefore, al-
though the entire length between the metal source/drain contacts
is , it is rather than that is the critical param-
eter in terms of lateral scaling to improve performance. In order to
minimizeparasitic capacitances for high-frequencyapplications,
we have also demonstrated that the Si back gate in region A can
6In order to minimize computational time, the curves shown in Fig. 12 were,
in fact, simulated with gate lengthsL andL of 20 nm for both regions A and
B. The gate length of 20 nm is found to be sufficient to describe a “long-channel”
device, where the device characteristics does not depend on L or L .
7Although the energy gap used here is larger than E  0:7 eV typically
assumed for this type of nanotube with an average diameter of 1.4 nm, it is
consistent with the value derived in [34].
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be replaced by using chemical dopants, although future studies
are needed to quantify the correlation between the doping level
and the obtained Fermi level shift.
IV. CONCLUSION
In conclusion, we have fabricated CNFETs with a novel dual-
gate structure in order to achieve a distinct p/i/p or n/i/n doping
profile along the nanotube. The p/i/p or n/i/n doping scheme,
obtained by electrostatic and/or chemical doping effects, elim-
inates the ambipolar characteristics and, for the first time, cre-
ates pure p- or n-type enhancement-mode CNFETs with a con-
trollable polarity for thin gate oxides. Compared to previous
SB CNFETs where the SBs dominate the switching behavior,
these dual-gate CNFETs are bulk-switched devices, showing the
steepest subthreshold slope reported to date. The good agree-
ment between experiment and simulation further corroborates
the novel device operation concept of the dual-gate structure.
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